【発明の名称】タイムスロット割当データ設定方法

Title:

【発明の名称】タイムスロット割当データ設定方法

Document Type and Number:

Japanese Patent JP2797419

Kind Code:

B2

More Like This:

JP3097921	[Title of Invention] Signal receiving and signal transmitting unit
JPS588005	[Title of the Invention] Self-check read-out and a write-in circuit

Inventors:

Takaaki Sugawara

Application Number:

JP12101789A

Publication Date:

September 17, 1998

Filing Date:

May 15, 1989

Export Citation:

Assignee:

富士通株式会社

International Classes:

H04J3/04; (IPC1-7): H04J3/04

Domestic Patent References:

Attorney, Agent or Firm:

Teiichi

Previous Patent: 伝送路の断線監視装置

Next Patent: 通信制御システム