Title:
プロセッサアレイ
Document Type and Number:
Japanese Patent JP4338730
Kind Code:
B2
Abstract:
There is disclosed a processor array, which achieves an approximately constant latency. Communications to and from the farthest array elements are suitably pipelined for the distance, while communications to and from closer array elements are deliberately "over-pipelined" such that the latency to all end-point elements is the same number of clock cycles. The processor array has a plurality of primary buses, each connected to a primary bus driver, and each having a respective plurality of primary bus nodes thereon; respective pluralities of secondary buses, connected to said primary bus nodes; a plurality of processor elements, each connected to one of the secondary buses; and delay elements associated with the primary bus nodes, for delaying communications with processor elements connected to different ones of the secondary buses by different amounts, in order to achieve a degree of synchronization between operation of said processor elements.
More Like This:
| JPH0594426 | RESET CIRCUIT FOR MULTIPROCESSOR SYSTEM |
| JP2012504264 | Data stream concurrency |
| JP3628718 | GLOBAL DATA LAYOUT OPTIMIZING METHOD |
Inventors:
Matthew, Joan, Nolan
Application Number:
JP2006502194A
Publication Date:
October 07, 2009
Filing Date:
January 26, 2004
Export Citation:
Assignee:
Pico Chip Designs Limited
International Classes:
G06F15/80
Domestic Patent References:
| JP1191215A | ||||
| JP2004525439A | ||||
| JP10340341A | ||||
| JP8297652A |
Attorney, Agent or Firm:
Shuhei Katayama