DATA SEQUENCE CONVERTING DEVICE

Title:

DATA SEQUENCE CONVERTING DEVICE

Document Type and Number:

Japanese Patent JP2001102939

Kind Code:

A

Abstract:

To provide a data sequence converting device which required a small memory capacity.

In a deinterleaver 4, a memory 6 having memory capacity of one superframe is constituted by using six memory blocks MB1 to MB6. The two memory blocks MB1 and MB2 are selected and arrayed in an X direction and a data code sequence of a 0.5 superframe is read out in the X direction. Simultaneously, the two memory blocks MB5 and MB6 are selected and arrayed in a Y direction and a data driving sequence of a 0.5 superframe is written in order in the Y direction. The memory capacity may be small as compared with needed conventional memory capacity of 2 superframes.

More Like This:

WO/2006/122501	METHOD AND DEVICE FOR SHAPING THE SERVICE FLOW TRANSMITTED IN NETWORK
WO/2015/178694	TRANSMITTING APPARATUS AND INTERLEAVING METHOD THEREOF
JP3917617	METHOD AND SYSTEM FOR PROVIDING PARITY CHECK (LDPC) CODE HAVING LOW DENSITY OF SHORT BLOCK LENGTH

Inventors:

FUJITA MASASHI
FUJINO NORIO
IWASAKI TOSHIYA

Application Number:

JP27992799A

Publication Date:

April 13, 2001

Filing Date:

September 30, 1999

Export Citation:

Click for automatic bibliography generation Help

Assignee:

SANYO ELECTRIC CO

International Classes:

H03M13/27; (IPC1-7): H03M13/27

Attorney, Agent or Firm:

Fukami Hisaro (3 outside)

Previous Patent: ERROR DETECTING METHOD, ERROR CORRECTING METHOD AND ERROR CORRECTING DEVICE FOR RECEIVED SIGNAL

Next Patent: DIRECT CONVERSION RECEIVER