Title:
INTEGRATING CIRCUIT
Document Type and Number:
Japanese Patent JP2003111462
Kind Code:
A
Abstract:
To discharge a capacitor effectively.
Transistors Q1 and Q2 are turned off when constant current sources I1 and I2 are supplying current. When power is turned off and current supply from the constant current sources I1 and I2 is interrupted, the bases of the transistors Q1 and Q2 have the ground potential and the transistors Q1 and Q2 are turned on to discharge the capacitors C1 and C2.
Inventors:
UNO JUICHI
IMAI TOSHIYUKI
IMAI TOSHIYUKI
Application Number:
JP2001298688A
Publication Date:
April 11, 2003
Filing Date:
September 27, 2001
Export Citation:
Assignee:
SANYO ELECTRIC CO
International Classes:
G06G7/184; H02P29/00; H02P29/40; (IPC1-7): H02P5/00; G06G7/184
Attorney, Agent or Firm:
Kenji Yoshida (2 outside)
Previous Patent: FAN MOTOR WITH SURGE CURRENT BLOCKING CIRCUIT
Next Patent: METHOD AND CIRCUIT FOR CONTROLLING BRAKE OF ELECTRONIC COMMUTATOR MOTOR
Next Patent: METHOD AND CIRCUIT FOR CONTROLLING BRAKE OF ELECTRONIC COMMUTATOR MOTOR