Title:
INTEGRATOR AND ANALOG-TO-DIGITAL CONVERTER
Document Type and Number:
Japanese Patent JP2022056965
Kind Code:
A
Abstract:
To provide an integrator and an analog-to-digital converter that operates at high SNR even when a sensor signal has a short pulse.SOLUTION: An integrator 1 includes an operational amplifier 2, a first capacitance portion Cs that has multiple capacitances Cs1, Cs2, Cs3, Cs4 to store the charge of an input signal, and a second capacitance portion Cf connected between the output of the operational amplifier 2 and an inverting input terminal, and alternately executes a first period in which the charge of the input signal is sequentially accumulated in each of capacitances Cs1, Cs2, Cs3, Cs4 of the first capacitance portion Cs, and a second period in which the capacitances Cs1, Cs2, Cs3, and Cs4 of the first capacitance portion Cs are connected in parallel, and each stored charge is transferred to the second capacitance portion Cf.SELECTED DRAWING: Figure 1
Inventors:
MATSUZAWA AKIRA
NOHARA MASAYA
NOHARA MASAYA
Application Number:
JP2020164982A
Publication Date:
April 11, 2022
Filing Date:
September 30, 2020
Export Citation:
Assignee:
TECH IDEA CO LTD
International Classes:
H03F1/26; H03F3/70; H03M1/12; H03M3/02
Attorney, Agent or Firm:
Keiko Omori
Previous Patent: Wall-mounted storage device
Next Patent: System, image processing device, server and ordering method
Next Patent: System, image processing device, server and ordering method