To provide a high frequency mixer circuit of which power consumption is suppressed and a differential amplifier circuit usable for the high frequency mixer circuit while reducing distortion of output due to a harmonic signal.
A mixer circuit is composed of a differential amplifier circuit 2 and a double balanced mixer (DBM) circuit 1. The differential amplifier circuit 2 is provided with a first bipolar transistor 15, a second bipolar transistor 16, a first resistor 24 provided between base of the first bipolar transistor 15 and the second bipolar transistor 16, and a capacitor 41 provided between the base of the second bipolar transistor 16 and the ground. The first resistor 24 and the capacitor 41 are provided so that the circuit is made to RC resonate with respect to a third order harmonic of input signal. Consequently, the third or over higher harmonic can be reduced.
ITO JUNJI
IMANISHI IKUO
Hiroshi Koyama
Hiroshi Takeuchi
Takahisa Shimada
Yuji Takeuchi
Katsumi Imae
Teshima Masaru
Atsushi Fujita
Next Patent: IMAGE PROCESSING METHOD AND APPARATUS THEREOF