Title:
PULSE GENERATOR
Document Type and Number:
Japanese Patent JP2001285044
Kind Code:
A
Abstract:
To provide a digital pulse generator, capable of adjusting an output between a set minimum section and a set maximum section.
This generator consists of a counter circuit CT1 for the maximum section, a counter circuit CT2 for the minimum section, an OR gate OR ORing an output Vmax which is a Q output of the counter CT1 for the maximum section and an inverted signal of an input signal Vin, and an AND gate AND ANDing an output signal Vmin which is a Q output of the counter CT2 for the minimum section and an output of the OR gate OR, and defines an output of the AND gate AND as an output Vout adjusted between the minimum section and the maximum section.
More Like This:
| JPH06168048 | PULSE WAVEFORM GENERATION CIRCUIT |
| JP2013066229 | DUTY RATIO CORRECTION CIRCUIT |
Inventors:
SUEHIRO YOSHIFUMI
KITADO MASAHARU
ITO HISAHARU
KITADO MASAHARU
ITO HISAHARU
Application Number:
JP2000089916A
Publication Date:
October 12, 2001
Filing Date:
March 28, 2000
Export Citation:
Assignee:
MATSUSHITA ELECTRIC WORKS LTD
International Classes:
H03K5/05; H03K3/02; H03K7/08; (IPC1-7): H03K7/08; H03K3/02; H03K5/05
Attorney, Agent or Firm:
Keisei Nishikawa (1 person outside)
Previous Patent: LOAD EQUALIZATION IN DIGITAL DELAY INTERPOLATOR
Next Patent: RESET SIGNAL GENERATION CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT
Next Patent: RESET SIGNAL GENERATION CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT