Title:
SIGNALING ARRANGEMENT
Document Type and Number:
Japanese Patent JP2003324347
Kind Code:
A
Abstract:
To deter an output signal from varying in frequency or shifting in phase by making phase comparison cycles shorter than a reference frequency.
The signaling arrangement which makes a phase comparison between a reference signal Fref and an output signal Fout by a phase comparator to generate the output signal Fout synchronized with the reference signal Fref includes a 1st signaling means 1 which generates a signal Dr varying in fixed cycles according to the reference signal Fref and outputs it to the phase comparator 3 and a 2nd signaling means 2 which generates a signal Do varying in fixed cycles according to the output signal Fout and outputs it to the phase comparator 3.
Inventors:
SUGIMORI MASAYASU
TOYODA SEIJI
OTSUKA YOSHIAKI
TOYODA SEIJI
OTSUKA YOSHIAKI
Application Number:
JP2002128845A
Publication Date:
November 14, 2003
Filing Date:
April 30, 2002
Export Citation:
Assignee:
ANDO ELECTRIC
KYUSHU ANDO DENKI KK
KYUSHU ANDO DENKI KK
International Classes:
H03L7/08; H03L7/18; H03L7/181; (IPC1-7): H03L7/08; H03L7/18; H03L7/181
Attorney, Agent or Firm:
Masatake Shiga (6 people outside)
Previous Patent: FREQUENCY DIVIDER, FREQUENCY DIVIDING CIRCUIT, AND PLL CIRCUIT
Next Patent: SIGNALING ARRANGEMENT
Next Patent: SIGNALING ARRANGEMENT