Title:
【発明の名称】パルス発生回路
Document Type and Number:
Japanese Patent JP2501200
Kind Code:
B2
Abstract:
For producing a pulse train consisting of pulses each having a constant pulse height, there is provided a pulse generating circuit comprises an oscillation circuit having an amplification stage and operative to produce a raw pulse train consisting of pulses including pulses with insufficient pulse heights, and an elimination circuit having a pulse height monitoring circuit operative to produce a dummy voltage level, a flip-flop circuit operative to produce an activating signal under the application of the dummy voltage level higher than a threshold voltage thereof and a logic gate operative to produce the pulse train based on the raw pulse train in the presence of the activating signal, the pulse height monitoring circuit is provided with field-effect transistors identical in characteristics with corresponding component field-effect transistors forming part of the amplification stage, then the eliminating circuit can eliminate pulses with insufficient pulse heights even if the voltage source is decreased in voltage level with time.
More Like This:
| WO/2023/129799 | ENVELOPE DETECTOR WITH CLAMPING CIRCUITRY |
| JPH09133716 | VOLTAGE DETECTION DEVICE |
| JPS5576958 | HIGH FREQUENCY VOLTAGE DETECTING CIRCUIT |
Inventors:
TAKAHASHI YASUSHI
Application Number:
JP20302786A
Publication Date:
May 29, 1996
Filing Date:
August 28, 1986
Export Citation:
Assignee:
NIPPON DENKI AISHII MAIKON SHISUTEMU KK
International Classes:
G01R19/04; G01R29/027; H03B5/32; H03K3/354; H03K3/011; H03K3/03; (IPC1-7): H03B5/32; H03K3/354
Domestic Patent References:
| JP5850803A | ||||
| JP5824207A |
Attorney, Agent or Firm:
Naoki Kyomoto (2 outside)