Title:
MONITORING CIRCUIT, REFRESHING METHOD, AND MEMORY
Document Type and Number:
WIPO Patent Application WO/2024/045260
Kind Code:
A1
Abstract:
The present disclosure relates to the field of semiconductor circuit design, in particular to a monitoring circuit, a refreshing method, and a memory. The monitoring circuit comprises: a sampling module for sampling an initial address to acquire a monitoring address; a counting module for adjusting, on the basis of the acquired monitoring address, a count value of a first counter corresponding to the monitoring address, the counting module being further configured to set a preset value for the monitoring address, and the magnitude of the set preset value being in positive correlation with the duration of the monitoring address existing in the counting module; and a processing module for comparing, on the basis of an update signal, the count value of the first counter corresponding to each monitoring address with the preset value, wherein if the count value of the first counter is greater than or equal to the preset value, reserving the monitoring address, and if the count value of the first counter is less than the preset value, releasing the monitoring address, and resetting the first counter corresponding to the monitoring address and the preset value, so as to achieve make-up refreshing of storage areas at smaller power consumption, thereby guaranteeing the accuracy of data stored in the storage areas.
More Like This:
| WO/2014/132836 | SEMICONDUCTOR DEVICE |
| WO/2022/077971 | MEMORY TEST METHOD |
Inventors:
ZHOU RUNFA (CN)
KWON KYOUNGHAN (CN)
KWON KYOUNGHAN (CN)
Application Number:
PCT/CN2022/123866
Publication Date:
March 07, 2024
Filing Date:
October 08, 2022
Export Citation:
Assignee:
CHANGXIN MEMORY TECH INC (CN)
International Classes:
G11C11/406; G11C8/08
Foreign References:
| CN114121077A | 2022-03-01 | |||
| CN114420181A | 2022-04-29 | |||
| US20160078911A1 | 2016-03-17 | |||
| US20220270662A1 | 2022-08-25 | |||
| JP2016051489A | 2016-04-11 |
Attorney, Agent or Firm:
SHANGHAI CHENHAO INTELLECTUAL PROPERTY LAW FIRM GENERAL PARTNERSHIP (CN)
Download PDF:
Previous Patent: SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREFOR
Next Patent: SEMICONDUCTOR STRUCTURE AND PREPARATION METHOD THEREFOR
Next Patent: SEMICONDUCTOR STRUCTURE AND PREPARATION METHOD THEREFOR