| Document |
Document Title |
|
JPH10187863A |
To reduce the potential fluctuation of a transistor, to improve switching speed and noise characteristics and to decrease the number of clock signals concerning a method and a circuit for processing signal with which prescribed signals a...
|
|
JP2771549B2 |
A sampled analogue electrical signal in the form of sample currents is processed by combining the input sample current in one sample period with sample currents derived from input sample currents in preceding sample periods. The signal p...
|
|
JPH10178320A |
To improve the general-purpose performance of an operational amplifier that is operated with an input voltage ranging from a positive power supply voltage to a negative power supply voltage, formed in an integrated circuit and whose diff...
|
|
JPH10177612A |
To provide a logical function, which can not be provided by a double stage neuMOS circuit due to the limitation of Glim by composing a circuit of an input gate capacitively coupled with a floating gate and a neuMOS inverter having CMOS s...
|
|
JP2769163B2 |
|
|
JP2764099B2 |
A method of generating pure and decaying sinusoidal waveforms is readily implemented on arithmetic processors found in telecommunications circuits. The method is based on finite-difference equations and provides a sequence of signals hav...
|
|
JP2763182B2 |
A neural network includes an input layer composed of a plurality of cells receiving respective components of an input vector, an output layer composed of a plurality of cells representing attribute of the input vector, and an intermediat...
|
|
JP2765280B2 |
|
|
JP2761569B2 |
PURPOSE:To appropriately apply a teacher signal by determining the teacher signal to two centroid determining elements for calculating the centroid by an expression of a straight line having a prescribed inclination passing through the c...
|
|
JP2762808B2 |
A neural network system comprising input, intermediate and output layers interconnected through synapses, respectively is disclosed. Each layer is comprised of a plurality of spatial light modulator units each of which is comprised of a ...
|
|
JPH10505699A |
A current integrator for generating an output voltage (Vo) in response to an input current (Ii) to be integrated. The input current is applied to an integration capacitor via a current-current converter. This enables one end of the integ...
|
|
JPH10143593A |
To accelerate a normalization operation by multiplying the output signals of an offset means for supplying a DC offset to the output of a first multiplication means and the output of a delay means for supplying delay time equal to the de...
|
|
JP2760170B2 |
A learning machine with multi-input single-output circuits connected in hierachical structure, wherein product-sums of the output signals of input and output signal registers and the weights are obtained by the parallel processing of a p...
|
|
JP2758773B2 |
PURPOSE: To reduce the mounting area and cost of an amplifying circuit by eliminating an externally mounting component which prevents peaking due to the high power source impedance of an operational amplifier and the increase of load cap...
|
|
JP2760199B2 |
PURPOSE: To realize the subject circuit with a semiconductor integrated circuit with a small chip size and a small current consumption by adopting the circuit configuration not using a clock signal. CONSTITUTION: The polarity of a voltag...
|
|
JPH10135833A |
To improve the performance of the A/D converter device by controlling the level of a DC component without causing a noise. This A/D converter device is provided with an A/D converter 8 and a control module to adjust automatically its DC ...
|
|
JP2754218B2 |
|
|
JP2753460B2 |
PURPOSE: To provide the method and system for supporting process operation with which an operation at normal time or non-normal or abnormal time can be supported. CONSTITUTION: Concerning the method for supporting process operation, the ...
|
|
JP2754954B2 |
PURPOSE:To provide an interpolating device for preventing the deterioration of picture quality due to misjudgement in correlation. CONSTITUTION:The interpolating device is provided with plural arithmetic means 4A to 4C for obtaining the ...
|
|
JP2752762B2 |
PURPOSE:To perform the node matching processing at a high speed by checking whether the Y coordinate value of the node which has an X coordinate value within an allowable error range from the coordinate value of a connection object node ...
|
|
JP2752264B2 |
PURPOSE:To obtain the recognizing and judging device with satisfactory recognizing performance so as to learn and recognize an object at high speed corresponding to the various feature data of the object. CONSTITUTION:This device is equi...
|
|
JP2752109B2 |
PURPOSE:To extend the circuit to an arbitrary number of layers and an arbitrary scale by arraying and constituting a synapse block and a neurone block in the multilayer perceptron circuit device with prescribed regularity. CONSTITUTION:A...
|
|
JPH10124606A |
To attain the product-sum operation of digital multipliers corresponding to plural analog voltage values by the comparatively small number of capacitance elements by adding bits corresponding to the multipliers of plural data and then we...
|
|
JP2746350B2 |
A triangular scalable neural array processor unit for use in a neural network and having multipliers, communicating adder trees, sigmoid generators, and a reverse feedback loop for communicating the output of a sigmoid generator back to ...
|
|
JPH10117136A |
To safely control the influence of a leakage current of an off- controlled semiconductor switch of another channel on an analog signal inputted through a semiconductor switch by preventing a signal line potential level from exceeding a s...
|
|
JPH10116309A |
To realize a decided zero point with small constitution element cost as much as possible by making same and large current pass through an adjusting stage and one amplifier stage so as to make it flow, connecting the feedback gate of a ne...
|
|
JPH10111901A |
To provide the element piece and the acquiring method/device which can easily and inexpensively acquire a harmonic function. The conductive connection terminals 10, 9 and 8 are placed at an apex 2 having right angles and the apexes 1 and...
|
|
JP2744313B2 |
PURPOSE:To make a network constitution data processor to be highly precise by permitting an input unit to divide a signal value space, allotting the attribute functions of input signal values to respective spaces, calculating the attribu...
|
|
JPH10105632A |
To provide a tripler which is formed on a semiconductor integrated circuit and has a low current consumption and multiplies three input signal voltages which can be operated with a low voltage. This tripler is provided with a voltage add...
|
|
JPH10105531A |
To surely perform quantization through parallel processing at high speed and to simplify a mounting circuit by decreasing the number of wirings by limiting coupling loads corresponding to respective cells to one kind and feeding only the...
|
|
JPH10105633A |
To provide an electronic trimming device which performs smooth control by complementing initialization data by a processing means to output a smooth analog signal. Initialization data is complemented by calculation. Storing digital value...
|
|
JP2741793B2 |
|
|
JP2741116B2 |
|
|
JP2741335B2 |
|
|
JP2740440B2 |
PURPOSE: To enable high-linearity operation even under a low power supply voltage by providing first and second reference current generating circuits for controlling first and second differential amplifying circuits to which a first oper...
|
|
JP2739781B2 |
PURPOSE:To variably weight the strength coupling between respective neurons. CONSTITUTION:This circuit is equipped with a gate 11 using a Josephson element to define an output current from another neuron circuit as a gate current and a w...
|
|
JPH1093649A |
To provide the circuit and method which reduce the phase error in the output terminal of a multiplication circuit. The phase error is caused when first and second input signals having asymmetrical signal routes are multiplied in a multip...
|
|
JPH1091208A |
To provide the method and system for process operation support which can support operations at stationary or nonstationary abnormal time by effectively utilizing a past history. This process operation supporting method finds the control ...
|
|
JP2738794B2 |
PURPOSE: To generate a triangular membership function or a trapezoidal membership function only by setting an irreducibly minimum parameter. CONSTITUTION: This circuit generates the membership function in which a membership value is expr...
|
|
JP2738205B2 |
PURPOSE: To provide the square-law circuit of novel configuration having a wide input voltage range. CONSTITUTION: In the two pairs of paired transistors to be driven by a constant current source Io at an equal value, one pair is provide...
|
|
JP2738343B2 |
PURPOSE: To provide the control system which employs the know-how of skilled operators and is rich in expandability. CONSTITUTION: A controlled system includes plural actuators and is controlled by an actuator controller G6 which generat...
|
|
JP2735618B2 |
|
|
JP2735948B2 |
PCT No. PCT/NL92/00155 Sec. 371 Date May 18, 1994 Sec. 102(e) Date May 18, 1994 PCT Filed Sep. 9, 1992 PCT Pub. No. WO93/05453 PCT Pub. Date Mar. 18, 1993Disclosed is an electronic control circuit of the fail-safe emergency shut-down typ...
|
|
JPH10503608A |
PCT No. PCT/GB95/00741 Sec. 371 Date Nov. 12, 1996 Sec. 102(e) Date Nov. 12, 1996 PCT Filed Mar. 31, 1995 PCT Pub. No. WO95/30963 PCT Pub. Date Nov. 16, 1995An electronic circuit for Euclidean distance determination includes two floating...
|
|
JP2732742B2 |
|
|
JP2734564B2 |
|
|
JPH1079626A |
To provide a large signal linear amplifier or a summing amplifier having an amplification factor which is precisely adjusted and realized with a few components. A 1st gate of a neuron MOS TR T10 is connected to an amplifier input IN, a 2...
|
|
JP2725329B2 |
|
|
JP2726028B2 |
A control system of a semiconductor device manufacturing process is disclosed. The system includes a main host computer, host computers connected to the main host computer and process performing apparatuses connected to the host computer...
|
|
JP2722906B2 |
A plurality of sets of hierarchical perceptrons (1i) are disposed in parallel, and each perceptron is configured to execute a processing equivalent to a numerical formula corresponding to an input/output relationship by learning. Next, i...
|
