| Document |
Document Title |
|
JPH11272786A |
To set an offset voltage at an optional value without deteriorating a characteristic even in an input voltage near GND by adding a drain grounding circuit consisting of a constant current source capable of varying a current through trimm...
|
|
JP2959272B2 |
PURPOSE: To improve the multiplication of irregular input spike sequences in the Leaky-integrate-and-fire(LIF) model of neuron by using the strength of synapse coupling depending on preceding spike arrival time. CONSTITUTION: The LIF mod...
|
|
JP2956609B2 |
|
|
JP2956610B2 |
A current multiplier/divider circuit is provided, which is capable of any one of multiplication and division operations in a current mode without changing its configuration. This circuit includes a first set of m bipolar transistors and ...
|
|
JPH11511274A |
The invention concerns an analogue function network which simulates a predetermined characteristic curve (21) hardwarewise. The characteristic curve (21) is divided into a given number of n intervals (21, 22, 23, 24 and 25) for each of w...
|
|
JPH11251848A |
To obtain an MOS transconductance amplifier which has a satisfactory linear transconductance over its whole operation input voltage range and is suitably realized on a semiconductor integrated circuit. An MOS differential pair 1 is forme...
|
|
JPH11250167A |
To provide a highy practical multiplier that can be realized on semiconductor integrated circuit. In addition to MOSFETs M1 to M3 to be respectively driven by constant current sources 4 to 6, this multiplier is provided with a MOSFET M4 ...
|
|
JPH11250168A |
To provide a square number calculation circuit having a square characteristic over the whole operation input voltage range that can be realized on a semiconductor integrated circuit. A MOS differential pair is formed by MOS transistors(T...
|
|
JP2948437B2 |
PURPOSE: To perform accurate logic simulation by expressing the relation characteristics of an element for logic simulation to operation verification components by plural characteristic graphs without expressing them by one polygon line ...
|
|
JP2948510B2 |
To output the same integration result for the same bit pattern even if the variation of an integrating period, a semiconductor process and power source voltage, etc., exists. This integrator is provided with a first integrator 1 having a...
|
|
JP2942386B2 |
PURPOSE:To provide an optical recognition device capable of performing a recognition processing at a high speed by using a matched filter and having a simple constitution. CONSTITUTION:In an optical recognition device recognizing an opti...
|
|
JPH11232368A |
To eliminate a scaler for scaling with regard to an output of an arithmetic circuit. A first input voltage X from an input terminal 11 is applied to a second input voltage Y from an input terminal 12 and a specified voltage is supplied t...
|
|
JPH11225766A |
To obtain a nerve cell computer capable of imitating information processing of living organism by arranging and linking excitable cells having specific properties or excitable cells and restrictive cells. Cells (a) having threshold value...
|
|
JP2937557B2 |
There is disclosed a diffused layer depth measurement apparatus equipment which has a sample table for supporting a sample cut from a measured semiconductor substrate including a high concentration impurity diffused layer on one surface ...
|
|
JP2933256B2 |
PURPOSE: To make highly accurate and diversified arithmetic possible with a small-scale circuit by outputting the multiplied result by operating calculation with voltage difference among respective capacitances. CONSTITUTION: This multip...
|
|
JP2933112B2 |
PURPOSE: To provide the multiplying circuit which can execute multiplication of a small scale and high accuracy, and also, can execute highly accurate analog-to-digital multiplication. CONSTITUTION: By setting a digital input voltage as ...
|
|
JP2931644B2 |
|
|
JPH11213084A |
To obtain a signal output by removing a DC variation component included in the signal in the case of processing signals of low frequencies up to high frequencies. A differential circuit is provided with a 1st sampling/holding circuit 3 f...
|
|
JP2929945B2 |
PURPOSE: To provide a logarithmic conversion circuit with less fluctuation in logarithmic conversion characteristic due to the influence of the change of a temperature and manufacture dispersion and is suitable for making into an integra...
|
|
JPH11509053A |
An analog circuit for multiplying a first input signal with a second input signal. The inventive analog circuit is capable of linear operation with a low voltage power source. A first pair of transistors is coupled as a first differentia...
|
|
JPH11196066A |
To provide an analog integration device with high arithmetic accuray, regardless of the small size and low power consumption and to provide a correlation device. In an analog integration device 3 of a switched capacitor type, one termina...
|
|
JPH11191269A |
To synchronize a recording operation with a reproducing operation and compensating a delay between an input operation and a transfer operation by predicting future input information, calculating a desired state of the device at that time...
|
|
JPH11175647A |
To remove the influece of parasitic capacitance with respect to a comparator to be used to stop a timer in an arithmetic circuit for converting input voltage into a logarithmic scale time by a timer consisting of an RC circuit and for at...
|
|
JPH11175646A |
To reduce an output error when a denominator input signal becomes small by amplifying a denominator signal and a numerator signal by changing the amplification of an amplifier circuit so that the size of the denominator input signal lies...
|
|
JP2912933B2 |
|
|
JP2910716B2 |
The order of optical conditions and mask conditions necessary required in a photolithography process to be varied is designated so as to minimize the number of recalculations for a transmission cross-coefficient and a Fourier transform o...
|
|
JPH11167482A |
To provide a cell automaton miniaturized in a chip area as much as possible and improved in arithmetic performance or a processing speed as much as possible. The cell automaton consists of plural arithmetic units which are arranged in th...
|
|
JP2907486B2 |
PURPOSE:To enhance learning efficiency by dynamically changing neural network structure by applying a neural network structure changing instruction from the external in accordance with a state during the learning process of a neural netw...
|
|
JPH11161730A |
To provide an analog signal multiplying circuit suitable for MOS integrated circuit. An analog signal multiplying circuit is provided with four MOS transistors 1a-1d whose sources are connected with each other. Two of differential inputs...
|
|
JPH11506898A |
A circuit arrangement having a logarithmic transfer function between an input signal and an output signal in a predefined level range of the input signal circuit which has a very low power consumption and low circuit complexity, includes...
|
|
JP2904962B2 |
|
|
JP2903846B2 |
|
|
JPH11154835A |
To improve input offset voltage, also to avoid the increase of a chip size, and to prevent an increase in costs by replacing an element that affects the input offset voltage of a CMOS type differential amplifier by a bipolar element in a...
|
|
JP2900879B2 |
|
|
JP2900995B2 |
A voltage adder/subtractor circuit is provided, which has an improved frequency characteristic and which is operable at a low supply voltage such as approximately 1.1 V. This circuit includes a first differential pair of emitter/source-c...
|
|
JPH11134423A |
To provide a matrix arithmetic operation method and device for quickly operating a desired matrix arithmetic operation only by setting the resistance value of variable resistors constituting a matrix circuit in a simple constitution, and...
|
|
JPH11134422A |
To provide a correlator which satisfies both the improvement of arithmetic precision and the reduction of power consumption at the same time even when a fast operation speed is required for a prolonged binary code system. In a correlator...
|
|
JP2893230B2 |
PURPOSE: To suppress the delay of an output signal at the time of its production and to suppress the generation of jitters by producing the output signal from a prescribed phase in accordance with the output of a free-running oscillator ...
|
|
JP2892549B2 |
A switched-capacitor integrator (10) with chopper stabilization performed at the sampling rate virtually eliminates the flicker noise and any low frequency interference generated by the amplifier (12). The integrator samples the input an...
|
|
JP2890383B2 |
PURPOSE:To uniformize plural rectangles by generating plural rectangles whose number of nodal points is four by repeating specified processing about two polygons generated by dividing. and averaging the nodal points positioned inside the...
|
|
JP2887969B2 |
A neural network for solving the problem of the optimization of the arrangement of N (at least two) parts which are combined with each other through connecting wires. After the weights of the synapses of a neuron which is allotted to eac...
|
|
JP2888240B1 |
[wrap up] [Task] Provided is a sputtering shape simulation method capable of shortening the calculation time. In the spatter shape simulation method in the semiconductor process, the three-dimensional particle orbit calculated by the Mon...
|
|
JP2888909B2 |
PURPOSE: To form a difference between two input currents of the same polarity by configuring a current balance circuit with two transistors(TRs) whose base- emitter voltage and emitter area are the same. CONSTITUTION: Two currents i1 , i...
|
|
JP2888212B2 |
To provide a bipolar multiplier that is formed on a semiconductor integrated circuit, is operated at a low voltage and has an input voltage range or both input voltage ranges and preferably a completely linear input voltage range of abou...
|
|
JP2886112B2 |
A method for extracting as knowledge causal relationships between input variables and an output variable of a neural circuit model, said neural circuit model being of a hierarchical structure constructed of an input layer, at least one h...
|
|
JPH11112306A |
To reduce the power consumption and to enable programmable threshold value setting by weighing a threshold reference voltage by capacitive coupling and setting a threshold voltage, and generating the sum of its inversion output and an in...
|
|
JPH11102408A |
To form a hyperbolic sine circuit, etc., of high accuracy in a semiconductor integrated circuit by preparing plural differential circuit, including each differential pair where one of two input transistors TR of an input pair of cross co...
|
|
JPH11102407A |
To secure a wide linear input voltage range by preparing plural differential circuits, including each differential pair where one of two transistors TR to which the differential input signals are applied is driven by a constant current s...
|
|
JP2881711B2 |
The disclosure relates to the use of genetic learning techniques to evolve neural network architectures for specific applications in which a general representation of neural network architecture is linked with a genetic learning strategy...
|
|
JP2880710B2 |
PURPOSE:To quickly perform the extraction processing by determining an atom which is to be the center of a partial structure and searching only this center atom in a chemical structure formula before comparison of all atoms. CONSTITUTION...
|
