| Document |
Document Title |
|
JP2661222B2 |
PURPOSE:To output an accurate pulse without affecting on the response time of interruption or the data of a counter by prohibiting the same interruption processing for plural times in one pulse cycle by hardware. CONSTITUTION:A prohibiti...
|
|
JPH09264799A |
To provide a semiconductor sensor capable of obtaining high sensitivity digital output with a simple circuit using CMOS technology. A CMOS sensor 5 has a PMOS transistor PQ1 and NMOS transistor QN1 modulated by the pressure at a channel ...
|
|
JPH09264798A |
To provide a semiconductor sensor capable of obtaining high sensitivity digital output for reducing the influence of noise by accurately digitizing and outputting the sensor output with a simple circuit using CMOS technology, and particu...
|
|
JPH09229012A |
To improve response against sudden change of a required duty value. This pulse signal output control device is constiuted so that it is provided with a duty value computing means 40 computing a required duty value in a fixed cycle, and a...
|
|
JP2639390B2 |
A delay circuit comprising a plurality of cascaded saturating circuit elements is provided. The delay circuit may be incorporated in such circuits as modulators and demodulators to provide signal delay.
|
|
JPH09200013A |
To protect completely the maintenance of synchronization by applying a sawtooth wave signal with a prescribed discharge time by a sufficient time interval enough to compensate a delay to each comparator while being synchronously with the...
|
|
JP2635609B2 |
|
|
JPH09184864A |
To make it possible to integrate an L.I. by providing voltage-frequency converting means and first pulse subtracting means for outputting a positive output frequency signal corresponding to both positive and negative pulse number differe...
|
|
JPH09148896A |
To provide a generation circuit width eliminates the need for the interruption processing into a CPU and for large memory space and generate the pulse signal at an arbitrary frequency. A preliminarily set number of steps frequency divisi...
|
|
JPH09116402A |
To easily make a circuit into an IC and to easily perform adjustment for the environmental change, the variance of an input signal, etc., with respect to the circuit which generates a clock signal or the like which has the frequency mult...
|
|
JPH09116395A |
To provide a pulse generating circuit by which a pulse signal having arbitrary frequency is outputted. A frequency divider circuit 1 outputs the pulse signal for which the frequency of a reference clock is divided into arbitrary stages. ...
|
|
JPH0974342A |
To attain improvement so that the characteristics of analog input voltage and output frequency can be linear by supplying a constant voltage from a constant voltage source to the base of a transistor provided between a final stage switch...
|
|
JPH0964760A |
To prevent input of a noise signal to an analog modulation input terminal in the case of a digital mode in the radio transmitter having an analog mode for analog modulation and digital mode for digital modulation. The transmitter is prov...
|
|
JP2585554B2 |
|
|
JPH0955646A |
To generate a signal with a spectrum of a high frequency by providing a counter, a fundamental wave generating means, and a pulse width modulation means generating a pulse width modulation signal with a product sum arithmetic operation b...
|
|
JPH0946144A |
To realize a class D amplifier whose output is isolated from a voltage source and in which a maximum output is properly set. The amplifier is mainly made up of a primary circuit having a transformer 21 and switch means 11, 12 of half bri...
|
|
JPH0946198A |
To improve the control characteristic and noise immunity of a system employing the pulse width modulation control circuit by keeping a peak voltage of an outputted triangle wave constant even when a frequency of a synchronizing signal (s...
|
|
JPH0944185A |
To provide a pulse width modulation(PWM) signal modulating and demodulating circuit in which a prediction control is conducted for the amplification of an input amplifier based on stored digital values and the stored amplification value ...
|
|
JP2578990B2 |
|
|
JPH0928083A |
To synchronize a carrier wave with a modulation wave without detecting a signal synchronized with the output signal of a power converter. The phase command value θ of a modulation wave is inputted to a discretizing circuit 22 in respons...
|
|
JP2573104B2 |
PURPOSE: To provide the pulse generator that generates pulses with high accuracy, regardless of its variable length configuration. CONSTITUTION: This generator is provided with a constant current source 14, that generates a plurality of ...
|
|
JP2573787B2 |
PURPOSE: To eliminate the need of the clock of a high frequency and to generate the control signal of stable high time resolution by outputting and selecting a control signal from a delay circuit and setting the phase of delay circuit ou...
|
|
JPH0923640A |
To prevent fluctuation of gain due to the input voltage. An error voltage VEA of output voltage from a DC/DC converter is compared through a comparator 14 with the voltage VC of triangular or saw-tooth wave to generate a pulse signal for...
|
|
JPH0923641A |
To realize stabilized control while facilitating the regulation of load current to be born in the case of parallel operation of DC-DC converter system switching power supplies. A charging circuit 1 charges a capacitor C1 and a comparator...
|
|
JPH098618A |
PURPOSE: To output a signal at a correct level even at the time of overmodulation without impressing any pulse of narrow width to the switching element of a power transformer, to prevent the switching element from being destroyed and to ...
|
|
JP2520928Y2 |
|
|
JP2561636B2 |
|
|
JP2562531B2 |
PURPOSE: To prevent distortion from a phase transient supporting point at the time of power amplification by uniforming the levels of all the signals including the phase transient supporting point at the time of BPSK modulation. CONSTITU...
|
|
JP2561649B2 |
|
|
JP2557703B2 |
|
|
JPH08308238A |
PURPOSE: To be able to output a PWM signal when a CPU having no PWM signal outputting function is used by setting the repetitive period of the PWM signal and data for duty output, serially communicating, converting to the PWM signal, and...
|
|
JP2517764Y2 |
|
|
JPH08292820A |
To provide a clock generator which generates a system clock distributed as equally as possible to many spectrum lines so that electromagnetic inference can be hardly caused at an adjacent electronic device by the system clock. A clock ge...
|
|
JPH08279754A |
PURPOSE: To provide smooth and stable operation control by generating a PWM signal so that the closer a control value gets to a positive or negative polarity value, the more a pulse duty is reduced and unless the control value is set nea...
|
|
JPH08279753A |
PURPOSE: To considerably reduce the current of the voltage/frequency(V/F) converting circuit by stopping a V/F converting operation by inputting a conversion control signal to a control means, controlling the conduction of an analog swit...
|
|
JP2543040B2 |
|
|
JP2544746B2 |
|
|
JP2543039B2 |
|
|
JPH08265059A |
To reduce the harmonic distortion of a power amplifier in a two states-type through the use of a simple circuit and to realize high stability. A D-class amplifier has a first input terminal IN1 and a second input terminal, which are conn...
|
|
JPH08256023A |
To reduce errors by responding to an oscillation pulse that coincides with the front end of a pulse, changing to a 1st state to record an event, responding to the rear end of the pulse, changing a recording means to change a 2nd state an...
|
|
JP2536509B2 |
|
|
JP2534487B2 |
|
|
JP2535331B2 |
An image processing controller comprising a pulse control signal generator for controlling a load. A memory is provided for storing parameters, such as the period and duty factor of the pulse control signal. The parameters are transferre...
|
|
JP2531742B2 |
A voltage controlled oscillator circuit comprises a phase-locked loop section (1) which includes a first delay circuit (3, 5), having cascade-connected m-stage delay sections whose delay times are controlled by a control signal (PV), for...
|
|
JP2531590B2 |
|
|
JP2522407B2 |
|
|
JPH08195658A |
To output an analog signal by converting the input analog signal into a digital signal at once and then restoring the digital signal into an analog signal. In the case that the processing unit is used for a full wave rectifier circuit, a...
|
|
JP2514964B2 |
A sample and hold circuit for sampling an input signal having a variable input voltage. The circuit includes an input circuit for supplying the input signal, a holding capacitor for storing a charge voltage in response to a charge curren...
|
|
JP2512916B2 |
|
|
JP2504966B2 |
An N-channel power switch is controllable through two inputs by typical control signals for N-channel and P-channel MOS transistors. In the first case the control signal is brought back with unchanged polarity on the gate of the power sw...
|
