Title:
集積回路
Document Type and Number:
Japanese Patent JP3987589
Kind Code:
B2
Abstract:
An integrated circuit comprises a plurality of data handling devices interconnected to exchange data by an interconnection bus during a first mode of operation; and diagnostic control means, responsive to a diagnostic device external to the integrated circuit, for controlling one or more of the data handling devices to exchange diagnostic data with the diagnostic device via the interconnection bus during a second, diagnostic, mode of operation.
More Like This:
| JPH11281710 | BOUNDARY SCAN REGISTER |
| JP2002366383 | TIME COUNTER WITH ADDITIONAL FUNCTION AND ITS TEST METHOD |
| JPH09268943 | DATA RECORDER |
Inventors:
David Walter Flynn
Application Number:
JP22833394A
Publication Date:
October 10, 2007
Filing Date:
September 22, 1994
Export Citation:
Assignee:
RM Limited
International Classes:
G06F11/22; G06F11/267; G06F11/273; G06F15/78
Domestic Patent References:
| JP5242273A | ||||
| JP351779A | ||||
| JP5210530A |
Attorney, Agent or Firm:
Hideto Asamura
Hajime Asamura
Hayashi Zouzo
Kuniaki Shimizu
Hajime Asamura
Hayashi Zouzo
Kuniaki Shimizu