Title:
ELECTRONIC COMPUTER
Document Type and Number:
Japanese Patent JPS5674764
Kind Code:
A
Abstract:
PURPOSE:To make it possible to offer the operator services sufficiently by using input and output devices efficiently without reducing the processing time by varying the processing time of CPU regarding the input and output devices according to the job that CPU is processing. CONSTITUTION:To CPU of the electronic computer, input device IE is connected via address line AI and data line DI and an input from device IE is processed by CPU and outputted to output device OE via address line AO and data line DO. Corresponding to those devices IE and OE, programmable timer IPT for the input device and programmable timer OPT for the output device are provided to determine the processing times of input and output devices IE and OE, generating set signals TI and TO. From set signals TI and TO controlled by AND gates G1 and G2, processing requests from input and output devices IE and OE are judged in every time run to make it possible to vary the processing time of CPU according to the job.
More Like This:
| JPS60167053 | DECIDING DEVICE FOR PREFERENTIAL CHANNEL |
| JPH02292654 | INPUT OUTPUT INTERRUPTION CONTROL SYSTEM |
| JP2009009191 | INFORMATION PROCESSOR, HOST DEVICE, AND DEVICE |
Inventors:
IWAKURA SADAO
Application Number:
JP15072579A
Publication Date:
June 20, 1981
Filing Date:
November 22, 1979
Export Citation:
Assignee:
CANON KK
International Classes:
G06F13/24; G06F3/00; G06F9/00; G06F15/00; G06F15/02; (IPC1-7): G06F3/00; G06F9/00; G06F15/00; G06F15/06