Title:
HEIRETSUSHIKI 2 SHINKASANKI
Document Type and Number:
Japanese Patent JPS5115344
Kind Code:
A
Abstract:
A parallel adder with sequential carry ripple is subdivided into sections. Detector circuits are distributed over the various digit positions of the adder. Each detector circuit receives the digit pairs of the input operands of at least one adder position. The detection circuits indicate the beginning or the end of a carry ripple chain by testing the condition "both input digits zero or both input digits one". Via a coder, the output signals of the detection circuits are combined in the form of group indicating signals, each of which corresponds to a predetermined distance between the digit positions. By means of the group indicating signals a clock circuit is controlled in such a manner that the operating time is limited to the time required for carry rippling.
More Like This:
| JP2000035877 | LOGIC CIRCUIT |
| JPS63298526 | FLOATING DECIMAL POINT ADDER |
| JPH06110656 | LOGIC CIRCUIT |
Inventors:
HERUMUUTO AARU GENGU
JOHAAN HAUJU
GYUNTAA KUNAUTO
JOHAAN HAUJU
GYUNTAA KUNAUTO
Application Number:
JP7276875A
Publication Date:
February 06, 1976
Filing Date:
June 17, 1975
Export Citation:
Assignee:
IBM
International Classes:
G06F7/50; G06F7/505; G06F7/506; (IPC1-7): G06F7/385; G06F7/50