To provide an output circuit and a semiconductor device capable of supplying output signals to the load of various signal levels.
Two signals among an input signal S31, the inverted input signal S32, a high level signal S33 and a low level signal S34 are selected, based on control signals S35 in a selector 51, and respectively outputted as the output signals S51a and S51b or one signal is selected and outputted as the same output signals S51a and S51b. From a driving part 52, a driving signal S52a is outputted based on the output signal S51a, and the driving signal S52b is outputted based on the output signal S51b. The conductive state of an FET 53a is controlled based on the driving signal S52a, and the conductive state of the FET 53b is controlled based on the driving signal S52b. The input signal S31, the inverted input signal S32, the high level signal S33 or the low level signal S34 is outputted as the output signal S53 from an output terminal 42 corresponding to the conductive state of the FETs 53a and 53b.
JPS6439119 | LOGICAL OPERATION CIRCUIT |
JP3413445 | INPUT BUFFER CIRCUIT |
JPH02194372 | METHOD FOR MEASURING PROPAGATION DELAY TIME |
Next Patent: HIGH VOLTAGE FINAL OUTPUT STAGE