| Document |
Document Title |
|
WO/2023/245785A1 |
Embodiments of the present disclosure provide a semiconductor device, and a data processing circuit and method. A chip select signal and a plurality of command signals are received by means of an input end of the data processing circuit,...
|
|
WO/2023/249826A1 |
A data processor is for accessing a memory having a first pseudo channel and a second pseudo channel. The data processor includes at least one memory accessing agent, a memory controller, and a data fabric. The at least one memory access...
|
|
WO/2023/244866A1 |
A method for capturing real-time motion data events from a remotely deployed far edge compute node on a remote asset, such as a racing vehicle, allows for real-time motion simulation of a racing experience. In the method, incoming audio ...
|
|
WO/2023/240513A1 |
Embodiments of this application provide a shift register, a shift register circuit, a display panel, and an electronic device. The shift register includes an input circuit, a bootstrapping circuit, and an output circuit, wherein the inpu...
|
|
WO/2023/241433A1 |
A memory device includes a memory array and a peripheral circuit coupled to the memory array. The memory array includes a vertical transistor having a first terminal and a second terminal, a storage unit having a first end coupled to the...
|
|
WO/2023/025035A9 |
Aspects of the present disclosure relate to a method for reducing repositioning time within tape systems. A request to reposition to a target file within a tape medium can be received. A determination can be made that a previous command ...
|
|
WO/2023/245204A1 |
The present disclosure relates to resistive random-access memory (RRAM) devices. In some embodiments, an RRAM device includes: a first electrode; a second electrode comprising a first conductive material; and a switching oxide layer posi...
|
|
WO/2023/245205A1 |
The present disclosure relates to resistive random-access memory (RRAM) devices. In some embodiments, an RRAM device includes: a first electrode including a metal nitride; a second electrode comprising a first conductive material; and a ...
|
|
WO/2023/240676A1 |
Provided in the embodiments of the present disclosure are a data processing circuit and method, and a semiconductor memory. The data processing circuit comprises a receiving module, a first power supply module and a processing module, wh...
|
|
WO/2023/240767A1 |
Provided in the present disclosure are a memory chip evaluation method and apparatus, a memory chip access method and apparatus, and a storage medium. The evaluation method comprises: testing a preset number of memory chips under test; c...
|
|
WO/2023/241295A1 |
Disclosed in the embodiments of the present application are a ferroelectric memory and a manufacturing method for a ferroelectric memory. The ferroelectric memory comprises a storage array, the storage array comprises X rows * Y columns ...
|
|
WO/2023/240728A1 |
The present invention relates to the technical field of storage. Provided are a programmable memory and a driving method therefor. The programmable memory comprises: a plurality of anti-fuse units, a plurality of word lines and a control...
|
|
WO/2023/244335A1 |
A storage system has an inference engine that can infer a read threshold based on a plurality of parameters of the memory. The read threshold can be used in reading a wordline in the memory during a regular read operation or as part of a...
|
|
WO/2023/242665A1 |
Provided is a semiconductor device having a novel configuration. This semiconductor device comprises a first element layer, and a plurality of second element layers on each of which a temperature detection circuit, a voltage generation c...
|
|
WO/2023/241161A1 |
Provided in the present invention are an antiferromagnetic magnetic random access memory device and a manufacturing method therefor. The device comprises a ferromagnetic thin-film structural body, an antiferromagnetic thin-film structura...
|
|
WO/2023/244907A1 |
The disclosed computer-implemented method may include systems and methods for automatically generating sound event subtitles for digital videos. For example, the systems and methods described herein can automatically generate subtitles f...
|
|
WO/2023/242956A1 |
This memory device includes a page composed of a plurality of memory cells arranged on a substrate in a columnar configuration as seen in a plan view, and hole groups generated by the impact ionization phenomenon are retained inside a ch...
|
|
WO/2023/244915A1 |
A memory includes a local control circuitry that manages refresh transactions using a set of sense amplifiers separate from those used for access (read and write) transactions. The local control circuitry interrupts refresh transactions ...
|
|
WO/2023/244986A1 |
A method for providing a shareable media hosting platform includes recording, by a user device, multiple video segments corresponding to a narrative of a user. The method further includes storing, in a memory, the multiple video segments...
|
|
WO/2023/240952A1 |
A data information storage method based on recombinant plasmid DNA molecules. A recombinant plasmid library is composed of universal information storage DNA recombinant plasmids, and the plasmids in the plasmid library record, by using c...
|
|
WO/2023/244272A1 |
A method includes obtaining a video having image frames, and determining, for each respective image frame, a corresponding frame content score based on a visual content thereof. The method also includes selecting, from the image frames, ...
|
|
WO/2023/244583A1 |
A selector for a memory cell in a memory array may operate by opening different conductive paths to high and low voltages during set and reset operations. A first transistor may open a conductive path between a high voltage and a termina...
|
|
WO/2023/242668A1 |
Provided is a novel semiconductor device. In the present invention, a first circuit is electrically connected to a second circuit via a first wire, the first circuit is electrically connected to a fourth circuit via each of a third wire ...
|
|
WO/2023/244361A1 |
A method and system for uploading a media file container from a first device to a second device are described herein, including receiving an instruction to upload the media file container and in response, reading a metadata box of the me...
|
|
WO/2023/244473A1 |
A controller iteratively activates a control signal for one-half a clock cycle while sweeping its phase relationship to the rising edge of the clock. Phase relationships that result in the rising edge of the clock occurring while the con...
|
|
WO/2023/236245A1 |
The present disclosure provides a logic analysis decoding method, comprising the following steps: acquiring a sampling file of a memory circuit block, and generating an instruction sequence file of the memory circuit block, the sampling ...
|
|
WO/2023/239486A1 |
A memory is provided with a plurality of column groups and two redundant column groups. If there are two defective columns in the plurality of column groups, the plurality of column groups may be divided into a no-shift region, a one-shi...
|
|
WO/2023/239556A1 |
In an embodiment, a method includes: receiving a first program bit address associated with a plurality of redundant bit addresses and a first transistor-based memory cell, where the plurality of redundant bit addresses are each associate...
|
|
WO/2023/236268A1 |
A bit breakdown condition determining method and device. The method comprises: determining a plurality of first breakdown conditions (S101); breaking down, according to each first breakdown condition, a corresponding first bit respective...
|
|
WO/2023/236269A1 |
Provided in the embodiments of the present disclosure are a phase adjustment circuit, a delay-locked circuit and a memory. The phase adjustment circuit comprises a measurement module, a comparison module, a counting module and an adjustm...
|
|
WO/2023/236528A1 |
The present application discloses a hard disk head and a preparation method therefor, and a hard disk. The top end of a super-lubricity gasket of the hard disk head is fixedly connected to the bottom of a head slider by means of an adhes...
|
|
WO/2023/236258A1 |
The embodiments of the present disclosure relate to the field of semiconductors. Provided is a memory system. The memory system comprises: a basic chip and a plurality of stacked memory chips, wherein each memory chip comprises a plurali...
|
|
WO/2023/238906A1 |
A fluorine-containing ether compound represented by R1-[B]-[A]-CH2-R2[-CH2-R3-CH2-R2]z-CH2-[C]-[D]-R4 ([A] is formula (2-1). [B] is formula (2-2). [C] is formula (3-1). [D] is formula (3-2). R4 is formula (4). R1 is a terminal group that...
|
|
WO/2023/236996A1 |
The present application relates to the technical field of computers. Disclosed are a memory module and an electronic device. In the memory module, the number of DRAM particles in a rank is increased so as to reduce the number of bits of ...
|
|
WO/2023/236748A1 |
Provided in the embodiments of the present application are a power switch circuit, an electrically programmable fuse memory and an electronic device, which are applied to the technical field of data storage. The electrically programmable...
|
|
WO/2023/236831A1 |
The present invention relates to the technical field of display, and provides a display substrate and a display device. The display substrate comprises a shift register disposed on a base substrate, the shift register comprises a multi-s...
|
|
WO/2023/239301A1 |
The present disclosure describes techniques for voice-controlled content creation. The techniques comprise monitoring voice commands spoken by a creator. Recording of a content may be initiated in response to recognizing a first voice co...
|
|
WO/2023/238698A1 |
A semiconductor device according to an embodiment of the present disclosure comprises: a plurality of fuse elements; and a selection element that is provided in common in the plurality of fuse elements, and switches the plurality of fuse...
|
|
WO/2023/239471A1 |
Memory arrays employing flying bit lines to increase effective bit line length for supporting higher performance, increased memory density, and related methods. To increase memory density, the memory array has a first memory sub-bank and...
|
|
WO/2023/236304A1 |
Disclosed in the present invention are a high-speed large-current adjustable pulse circuit, and an operation circuit and operation method for a phase change memory. The high-speed large-current adjustable pulse circuit is provided with a...
|
|
WO/2023/238487A1 |
A recording medium 100 according to one aspect of the present disclosure comprises a first dielectric layer 20A, a second dielectric layer 20B, and a recording layer 10. The recording layer 10 has a recording region for recording informa...
|
|
WO/2023/231164A1 |
A semiconductor device and a memory. The semiconductor device comprises a pull-up circuit integration area (61), a pull-down circuit integration area (62), and a compensation circuit integration area (63) that do not overlap each other; ...
|
|
WO/2023/232697A1 |
According to an aspect of the present inventive concept there is provided a molecular synthesis array comprising: a substrate; an insulating layer (202) arranged on the substrate; a plurality of column lines (102) extending in parallel a...
|
|
WO/2023/230886A1 |
Provided in the present disclosure are an audio control method and control apparatus, a driving circuit, and a readable storage medium. The audio control method according to some embodiments of the present disclosure is applicable to a d...
|
|
WO/2023/231756A1 |
The present application discloses a three-dimensional stacked chip and a data processing method therefor. The three-dimensional stacked chip comprises a storage die layer and a logic die layer stacked on the storage die layer. The storag...
|
|
WO/2023/232696A1 |
According to an aspect of the present inventive concept there is provided a molecular synthesis array (100, 100') comprising: a substrate (208, 208'); an insulating layer (202, 202') arranged on the substrate (208, 208'); a plurality of ...
|
|
WO/2023/233875A1 |
A cradle 100A which is a contact operation device comprises: an arm 111 having, at the distal end thereof, a contact operation part 114 that contacts a touch panel 205; and a support part 120 supporting the arm 111, said support part 120...
|
|
WO/2023/235216A1 |
A 3D memory device includes a plurality of mats that each include a memory array stacked over logic circuitry supporting operations of the memory array. The logic circuitry include a local column decoder under the memory array for select...
|
|
WO/2023/231166A1 |
Embodiments of the present disclosure provide a fuse circuit, comprising: a fuse unit array, the fuse unit array being operated according to a received first enable signal; and an address signal generation module coupled to the fuse unit...
|
|
WO/2023/235202A1 |
A shared data strobe signal is applied to time data reception simultaneously in two or more transactionally-independent memory channels, lowering strobe signaling overhead by at least half relative to conventional strobe-per-channel solu...
|
