| Document |
Document Title |
|
WO/2023/178788A1 |
A memory test method, a memory test apparatus, a computer readable storage medium, and an electronic device, relating to the technical field of integrated circuits. The memory test method comprises: writing first data into storage units ...
|
|
WO/2023/178868A1 |
A shift register, comprising: an input circuit (1), configured to, in response to signal control provided by a first clock signal end (CK), write into a third node (N3) a signal provided by a signal input end (INPUT); a first control cir...
|
|
WO/2023/183401A1 |
This disclosure provides systems, methods, and apparatus, including: a first magnet with a first remanence value and a first coercivity value, the first magnet having a first cross-sectional area substantially normal to a direction of ma...
|
|
WO/2023/178743A1 |
The present disclosure provides a sense amplifier and a semiconductor memory. Of a body bias adjustment module, a first input end is coupled to a drain of a first N-type transistor, a second input end is coupled to a drain of a second N-...
|
|
WO/2023/178820A1 |
A control method, a semiconductor memory, and an electronic device. The method comprises: decoding a third operation code in a third mode register (303) and a fourth operation code in a first mode register (301) (S101); and in response t...
|
|
WO/2023/178821A1 |
A control method, a semiconductor memory (30), and an electronic device. When the semiconductor memory (30) is in a preset test mode, a first mode register (301) and a second mode register (302) which are related to a data pin (320) are ...
|
|
WO/2023/178824A1 |
A control method, a semiconductor memory, and an electronic device. For a preset test mode, an impedance control policy of a data mask pin is provided to not only define the impedance of the data mask pin in the preset test mode, but als...
|
|
WO/2023/180037A1 |
A system comprises a processor, and a resistive processing unit (RPU) array. The RPU array comprises an array of cells which respectively comprise resistive memory devices that are programable to store weight values. The processor is con...
|
|
WO/2023/178607A1 |
A shift register, a gate driving circuit, and a display device. The shift register comprises: an input circuit (1) configured to control, in response to signal control provided by a first clock signal end (CK), a signal provided by a sig...
|
|
WO/2023/178846A1 |
Embodiments of the present disclosure provide a signal sampling circuit and a semiconductor memory. The signal sampling circuit comprises: a signal input circuit, used for determining, according to a first clock signal, a first chip sele...
|
|
WO/2023/180676A1 |
An apparatus is provided having a memory device and associated access control circuitry, and an additional memory device and associated additional access control circuitry. Redundant data generation circuitry generates, for a given block...
|
|
WO/2023/181959A1 |
The present invention provides a method for producing a magnetic disk, the method using a fluorine-based solvent that exhibits excellent solubility of a highly polar perfluoropolyether compound, while having a low global warming potentia...
|
|
WO/2023/182992A1 |
This specification describes memory controllers for dynamic random-access memory (DRAM). In one aspect, a memory system includes DRAM that includes DRAM banks. The memory system includes a memory controller for managing the DRAM. The mem...
|
|
WO/2023/181624A1 |
The present invention reduces power consumption of a nonvolatile memory employing a resistance change element. In a memory cell array, a predetermined number of memory cells each including a resistance change element and a switching el...
|
|
WO/2023/178848A1 |
Embodiments of the present disclosure provide a signal sampling circuit and a semiconductor memory. The signal sampling circuit comprises: an input sampling circuit, used for separately performing sampling processing on a first chip sele...
|
|
WO/2023/178781A1 |
Provided are a control circuit and a semiconductor memory. The control circuit comprises a bias module, which is configured to provide a bias current to a functional module and comprises a first bias module and a second bias module, wher...
|
|
WO/2023/178805A1 |
Embodiments of the present invention provide a signal sampling circuit and a semiconductor memory. The signal sampling circuit comprises: a signal input circuit, which is used for determining an instruction signal to be processed and a c...
|
|
WO/2023/180830A1 |
The invention is directed to a method of processing data in-memory. The method applies electrical signals to at least two input lines, which correspond to at least two rows. These two rows include at least one of the K rows and at least ...
|
|
WO/2023/178828A1 |
An induction boundary determination method for an induction amplifier, an induction boundary determination apparatus for an induction amplifier, a computer-readable storage medium and an electronic device, which relate to the technical f...
|
|
WO/2023/182931A2 |
A photonic device comprising: one or more electrodes configured for voltage application to manipulate an electric field; a ferroelectric material electrically polarizable into a plurality of states through the manipulation of the electri...
|
|
WO/2023/178780A1 |
Embodiments of the present disclosure provide a control circuit and a semiconductor memory. The control circuit comprises a bias switching circuit and a first logic gate circuit; the first logic gate circuit is composed of at least one t...
|
|
WO/2023/178791A1 |
A signal sampling circuit and a semiconductor memory. The signal sampling circuit comprises: a signal input circuit, which is used for determining an instruction signal to be processed and a chip selection signal to be processed; a mode ...
|
|
WO/2023/179529A1 |
A computer-implemented method for unoptimized tape drive read detection is disclosed. The computer-implemented includes determining whether a read order of a trio of related files is consistent with an order in which the trio of related ...
|
|
WO/2023/180058A1 |
Embodiments are disclosed for a system. The system includes a semiconductor structure. The semiconductor structure includes a wafer, multiple transistors, and a magnetoresistive random access memory (MRAM) cell disposed on the backside o...
|
|
WO/2023/183391A1 |
A write circuit for writing state into a plurality of superconducting memory cells includes a control circuit, a plurality of write lines, each of the write lines being associated with a corresponding column of the superconducting memory...
|
|
WO/2023/183145A1 |
A memory is provided with a clock circuit configured to simultaneously assert a write multiplexer clock signal and a read multiplexer clock signal during a scan mode of operation. In the scan mode of operation, a scan in signal routes th...
|
|
WO/2023/178989A1 |
Disclosed in the present invention is a self-alignment control circuit for an offset cancellation calibration circuit of an input buffer. A plurality of timing control signals are generated on the basis of a start signal by means of a de...
|
|
WO/2023/178829A1 |
The present disclosure relates to the technical field of integrated circuits. Disclosed are a method for determining a sense boundary of a sense amplifier, an apparatus for determining a sense boundary of a sense amplifier, a computer re...
|
|
WO/2023/181892A1 |
A memory controller according to one aspect of the present disclosure controls a read operation for a nonvolatile memory cell array unit, and includes a detection unit and a control unit. The detection unit detects the number of bits in ...
|
|
WO/2023/178783A1 |
The present disclosure discloses a skyrmion transistor and a skyrmion transistor control method. The transistor comprises: a ferromagnetic nanotube (101); a write magnetic tunnel junction (102) and a read magnetic tunnel junction (103), ...
|
|
WO/2023/173867A1 |
A page buffer includes a first charge/discharge circuit and a second charge/discharge circuit coupled to a bit line. The first charge/discharge circuit is configured to store first bit line forcing information and apply a first bit line ...
|
|
WO/2023/177795A1 |
A device includes a substrate and a heterostructure supported by the substrate. The heterostructure includes a set of quantum dot structures, each quantum dot structure of the set of quantum dot structures including a semiconductor mater...
|
|
WO/2023/175730A1 |
A semiconductor memory device (1) comprises: a memory cell array (3) in which a plurality of memory cells (MC) are connected to a bit line pair (BLT); and a write circuit that sets a bit line on a low potential side to a negative potenti...
|
|
WO/2023/176595A1 |
Provided is a magnetic recording medium that makes it possible to obtain satisfactory electromagnetic conversion characteristics and suppress increases in friction. This magnetic recording medium is a tape-like magnetic recording mediu...
|
|
WO/2023/177671A1 |
An electronic device can be configured to enable a host to indirectly control testing associated with the electronic device. The interface between the host and the electronic device can be abstract, such that the host does not have direc...
|
|
WO/2023/176724A1 |
A non-volatile memory device (1) comprises: a memory element (82) that can carry out a program operation by trapping an electric charge in a sidewall; and a switch (12) that is for expanding a voltage between a drain and a source of the ...
|
|
WO/2023/175552A1 |
The invention consists of a method for generating an extract of significant steps of a video footage representative of the performance of a surgical operation or complex diagnostic investigation produced by a medical recorder 100 and dis...
|
|
WO/2023/173608A1 |
An anti-fuse memory array circuit and an operation method therefor, and a memory. The anti-fuse memory array circuit comprises: at least one anti-fuse memory array (10), the anti-fuse memory array comprising multiple anti-fuse memory cel...
|
|
WO/2023/173259A1 |
Provided are a shift register unit and a driving method therefor, a gate driving circuit, and a display device, relating to the technical field of display. An output circuit in the shift register unit may control, on the basis of a poten...
|
|
WO/2023/173530A1 |
A convolution operation accelerator and a convolution operation method, relating to the field of microelectronic devices. Each word line electrode connects one column of non-volatile memory cells in non-volatile memory cells arranged in ...
|
|
WO/2023/173636A1 |
An electronic device and a driving method therefor. The electronic device comprises a sense amplifier (SA) and a voltage regulation circuit (6). The sense amplifier (SA) comprises a first P-type transistor (PM1), a second P-type transist...
|
|
WO/2023/177864A1 |
Methods and systems for encoding digital information in nucleic acid (e.g., deoxyribonucleic acid) molecules without base-by-base synthesis, by encoding bit-value information in the presence or absence of unique nucleic acid sequences wi...
|
|
WO/2023/175684A1 |
Provided are a convenient memory system, a control method therefor, and an information processing device. A memory system 100 according to an embodiment comprises: a non-volatile memory 2 that has memory cells capable of storing user d...
|
|
WO/2023/173492A1 |
The present application discloses a shift register, a gate driving circuit, and a display device. According to the shift register of the present application, when a pull-up node is at a low level, a first noise reduction module is contro...
|
|
WO/2023/174609A1 |
The invention relates to a provisioning control apparatus (140) configured to be coupled to a provisioning apparatus (160), wherein the provisioning apparatus (160) is electrically connectable with a plurality of pins of an electronic co...
|
|
WO/2023/177531A1 |
A compute-in-memory array is provided that implements a filter for a layer in a neural network. The filter multiplies a plurality of activation bits by a plurality of filter weight bits for each channel in a plurality of channels through...
|
|
WO/2023/176510A1 |
A non-volatile memory device (1) comprises: a first current mirror (8) which has a reference element (81) that is configured as a memory element capable of executing a program operation and a data element (82) that is configured as the m...
|
|
WO/2023/173983A1 |
Disclosed in the embodiments of the present application are a storage apparatus and a related instruction delay statistical analysis method. The storage apparatus is characterized in that the storage apparatus is used for: receiving N op...
|
|
WO/2023/172581A1 |
Methods and systems for determining past and future cycles of scenes that employ looping functions are disclosed. In one embodiment, a scene that includes a repeating segment may be created. The repeating segment may have a finite durati...
|
|
WO/2023/170172A1 |
A resistive switching memory device comprises an active layer comprising an ionic conducting material. The active layer is disposed on a substrate. The device further comprises: a first electrode, a second electrode and optionally a firs...
|
