| Document |
Document Title |
|
JP6977908B2 |
A multiply and accumulate calculation device including a variable resistor array unit having a plurality of variable resistance elements, a reference array unit having a reference resistance element having a fixed resistance value, a sig...
|
|
JP6970058B2 |
A calculation device includes: M coefficient storage units provided corresponding to the M coefficients, each of the M coefficient storage units including a positive-side coefficient and a negative-side coefficient representing a coeffic...
|
|
JP2021177389A |
To provide an electronic device that can be used in an artificial neuron network.The electronic device includes a first circuit, a second circuit, and first to sixth wiring; The first circuit includes a first transistor, a second transis...
|
|
JP2021177394A |
To provide a semiconductor device and an electronic apparatus including the semiconductor device.In a module 100, a neuron circuit NU can switch the functions of an input neuron circuit and a hidden neuron circuit. An error circuit EU ca...
|
|
JP6956191B2 |
A neural network computation circuit that outputs output data according to a result of a multiply-accumulate operation between input data and connection weight coefficients, the neural network computation circuit includes computation uni...
|
|
JP6954322B2 |
The information processing apparatus includes a reception section, a processor, and a storage section. The storage section stores a learnt model obtained by mechanically learning the relationship between image information and operation i...
|
|
JP2021527886A |
Various embodiments include systems, methods, architectures, mechanisms or devices for providing programmable or pre-programmed in-memory computing operations. The in-memory computing architecture reshapes the sequence of received data w...
|
|
JP2021527287A |
The system and method provide input information in electronic format, convert at least part of the electronic input information to an optical input vector, and optically convert the optical input vector to an optical output vector based ...
|
|
JP2021157788A |
To provide a neuromorphic device, electronic system, and a driving method thereof.A neuromorphic device provided herein comprises a first resistor line RL1 having a plurality of resistors R11-R13 that are connected in series, a second re...
|
|
JP2021157402A |
To provide a magnetic dot array and a magnetic dot array computing element that enhance a static magnetic coupling between a plurality of magnetic dots (magnetic members).A magnetic dot array includes a plurality of magnetic members that...
|
|
JP6940364B2 |
A semiconductor device capable of performing product-sum operation is provided. The semiconductor device includes a first memory cell, a second memory cell, and an offset circuit. The semiconductor device retains first analog data and re...
|
|
JP2021144622A |
To efficiently obtain a ground state of an Ising model.An optimization apparatus 10 solves a ground state of an Ising model 1 by simulating a state change of the Ising model 1 when a magnetic field applied to the Ising model 1 representi...
|
|
JP2021140805A |
To provide a semiconductor device capable of product-sum operation.The semiconductor device comprises a first memory cell, a second memory cell, and an off-set circuit, and holds first analog data in the first memory cell and reference a...
|
|
JP6935242B2 |
To provide a novel semiconductor device.The semiconductor device includes a memory cell, and a difference circuit, wherein the memory cell includes a first circuit and a second circuit. The first circuit and the second circuit have a fun...
|
|
JP2021121876A |
To provide a product-sum calculation device and a product-sum calculation method capable of more efficient operation.A product-sum computation device provided with: a plurality of synapses including transistors and variable resistance va...
|
|
JP6926037B2 |
According to an embodiment, a synapse circuit includes: a buffer that changes an output signal to a second logical value at a timing when an input signal exceeds a first threshold level, in a case where the output signal has a first logi...
|
|
JP6921961B2 |
Embodiments are directed to a memristive device. The memristive device includes a first conductive material layer. An oxide material layer is arranged on the first conductive layer. And a second conductive material layer is arranged on t...
|
|
JPWO2020008869A1 |
An object of the present disclosure is to extract an arbitrary physical quantity from a detection signal when a detection signal from a sensor group which is a set of a plurality of sensors having sensitivity to a plurality of types of p...
|
|
JP6912535B2 |
A memory chip capable of performing artificial intelligence operation and an operation method thereof are provided. The memory chip includes a memory array, a memory controller, and an artificial intelligence engine. The memory array inc...
|
|
JP6914342B2 |
A neural network computation circuit includes in-area multiple-word line selection circuits that are provided in one-to-one correspondence to a plurality of word line areas into which a plurality of word lines included in a memory array ...
|
|
JP2021111142A |
To execute a product-sum operation.An arithmetic operation device includes a comparator, M cross switches and M coefficient circuits. The comparator compares a first voltage generated at a first comparison terminal with a second voltage ...
|
|
JP6906602B2 |
An artificial neuron including: a membrane capacitor; an input of an external synaptic excitation in current, the membrane capacitor integrating the input current; a negative-feedback impulse circuit, supplied by a power supply at a nega...
|
|
JP6904682B2 |
A neuron circuit can switch between two functions: as an input neuron circuit, and as a hidden neuron circuit. An error circuit can switch between two functions: as a hidden error circuit, and as an output neuron circuit. A switching cir...
|
|
JP6904491B2 |
A product-sum operation device including: product operation units generating output signals by multiplying input signals corresponding to input values; a current detection unit executing a current detecting process in which a current out...
|
|
JP6901163B2 |
A neural network circuit is provided with which it is possible to significantly reduce the area occupied by the connection unit of a full connection (FC)-type neural network circuit. An analog-type neural network circuit constitute a lea...
|
|
JP6892026B1 |
A resistance changing element that has three terminals, a first terminal, a second terminal, and a third terminal and can change the resistance value, a first electrode connected to the first terminal, and a second electrode. A third ele...
|
|
JP6881693B2 |
A control device of an array including neuromorphic elements that multiply a signal by a weight corresponding to a value of a variable characteristic is provided with a control unit which calculates update amounts of element conductances...
|
|
JP6882025B2 |
To provide a semiconductor device which can execute the product-sum operation. The semiconductor device includes a first memory cell, a second memory cell, and an offset circuit. First analog data is stored in the first memory cell, and ...
|
|
JP2021082130A |
To swiftly obtain an optimum parameter of a neural network.The electronic circuit includes quantum dots, a capacitance part, a current part, and a current adjustment part. In the circuit, the quantum dot includes a first electrode, a sec...
|
|
JP6876220B2 |
In each of analog circuits 11 in a multiply-accumulate operation device 10, electric charges, each of the electric charges having a size depending on each of values of N+ electric signals and each of values of positive loads correspondin...
|
|
JP6876281B2 |
A product-sum operation device, a neuromorphic device, and a method for using the product-sum operation device are provided which can, when applied to a neural network, curb the possibility that the performance of the neural network may ...
|
|
JP6872226B2 |
To provide a decision making device capable of performing decision making precisely on the basis of a tug-of-war principle by a simple device that can be downsized.A decision making device includes: learning means for performing learning...
|
|
JP6873801B2 |
To provide a semiconductor device including a first memory cell for holding first analog data, a second memory cell for holding reference analog data, and an offset circuit. The first memory cell and the second memory cell supply a first...
|
|
JP2021068454A |
To provide a method of pipelining inference of a neural network.A method of pipelining inference of a neural network comprising an i-th layer, (i+1)-th layer, and (i+2)-th layer is provided. The method comprises: processing a first set o...
|
|
JP6865819B2 |
A memory cell structure includes a plurality of write lines arranged for writing a synapse state to a synapse memory cell including a plurality of cell components each including at least one unit cell, each of the plurality of write line...
|
|
JP2021064377A |
To reduce the circuit scale of a semiconductor device that can perform a calculation process for analog data.In a semiconductor device 10, a memory cell MC[i, j] includes a function of generating first current according to first analog d...
|
|
JP6863808B2 |
A novel semiconductor device is provided. A memory cell MC has a function of supplying a signal corresponding to the product of first data and second data to a wiring BX, and also has a function of supplying a signal corresponding to the...
|
|
JP2021060830A |
To provide a reservoir computing reservoir which can be easily fabricated with a simple configuration and an information processor using the same.A reservoir 100 includes: a plurality of first electrodes 104 and second electrodes 106; an...
|
|
JP6858870B2 |
A neural network computation circuit that outputs output data (y) according to a result of a multiply-accumulate operation between input data (x0to xn) and connection weight coefficients (w0to wn), the neural network computation circuit ...
|
|
JP6854686B2 |
To provide a semiconductor device performing maximum value pooling.A semiconductor device comprises an input part and a memory cell. The memory cell includes a transistor and a capacitive element. The transistor is a p chanel type transi...
|
|
JP6851634B2 |
A characteristic amount conversion module (characteristic amount conversion means) (500) to which the present invention is applied is equipped with: a learning data input unit (510); an intermediate layer setting unit (520), which inputs...
|
|
JP2021043712A |
To provide a semiconductor device capable of performing computation for a neural network.A semiconductor device has an arithmetic cell that multiplies first data and second data. The arithmetic cell has first to third circuits and first ...
|
|
JP6844013B2 |
Connection weight coefficients to be used in a neural network computation are stored in a memory array (20). A word line drive circuit (24) drives a word line (22) corresponding to input data of a neural network. A column selection circu...
|
|
JP2021039477A |
To improve accuracy of arithmetic operations in a circuit of an analog system that performs product-sum operations.An arithmetic device includes a plurality of arithmetic circuit units, a signal output circuit, and a common wiring unit. ...
|
|
JP6841393B1 |
A resistance changing element that has three terminals, a first terminal, a second terminal, and a third terminal and can change the resistance value, an input line connected to the first terminal, and the second terminal. Connected to t...
|
|
JP2021036420A |
To provide a photonic apparatus for processing optical signals within an integrated optical pathway.The photonic apparatus includes: a light perception device that perceives light from a surrounding environment of the apparatus; and an o...
|
|
JP2021033988A |
To provide a neural network integrated circuit which allows for continuously enhancing integration and reducing cost of neural network LSIs even beyond the limitations of Moore's law due to short channel effects, etc.A stacked neural net...
|
|
JP2021033579A |
To provide an arithmetic unit capable of expressing a state indicating an arithmetic result by a positional relationship of a plurality of skyrmions moving in a circuit.An arithmetic unit 1 includes a skyrmion circuit 10 formed, on a mag...
|
|
JP6829260B2 |
Artificial neuron apparatus includes a resistive memory cell connected in an input circuit having a neuron input, for receiving neuron input signals, and a current source for supplying a read current to the cell. The input circuit is sel...
|
|
JP6819799B2 |
The product-sum operation device includes a product operator and a sum operator. The product operator includes a plurality of product operation elements, and an alternative element that, when any of the plurality of product operation ele...
|
